

PROCESS FOR TREATING ONO DIELECTRIC FILM  
OF A FLOATING GATE MEMORY CELL

5 Robert Bertran Ogle, Jr.  
Arvind Halliyal

CROSS REFERENCE

10 This application claims priority to provisional application number 60/224658 filed  
August 11, 2000 entitled "Process for Treating ONO Dielectric Film of a Floating Gate  
Memory Cell. The inventors are Robert Bertran Ogle, Jr. and Arvind Halliyal.

CROSS-REFERENCE TO RELATED APPLICATIONS

The present invention is related to subject matter disclosed in the following co-  
pending patent applications:

- 15 1. United States patent application entitled, "Process for Treating ONO Dielectric  
Film of a Floating Gate Memory Cell", <att. Docket no.: M-7524 US> naming Robert  
B. Ogle, Jr. and Arvind Halliyal as inventors and filed on even date herewith; and
- 20 2. United States patent application entitled, "Process for Treating ONO Dielectric  
Film of a Floating Gate Type Memory Cell", <att. docket no.: M-7526 US> naming  
Robert B. Ogle, Jr. and Arvind Halliyal as inventors and filed on even date herewith.

Field of Invention

25 The present invention relates to semiconductor processing. More specifically, it  
relates to processing an ONO dielectric film of a floating gate memory cell in a NO or  
N<sub>2</sub>O ambient environment.

### Related Art

Non-volatile semiconductor memories, such as EEPROM (Electrically Erasable Programmable Read Only Memory) utilize stacked floating gate type field effect transistors. Conventionally, electrons are induced into a floating gate of a memory cell to be programmed by biasing a control gate at a certain voltage, and grounding the body region. The substrate is biased, while the control gate is grounded driving the electrons from the floating gate back into the substrate.

Fig. 1 is a cross sectional diagram of a floating gate memory cell 100. Memory cell 100 is a floating gate transistor having a control gate 102 coupled to a voltage line 122 for applying a voltage of  $V_g$  on control gate 102. Control gate 102 is separated from a floating gate 106 by an upper insulating layer 104. The floating gate 106 is separated from a substrate 110 by a lower insulating layer 108.

Substrate 110 includes an n+ source region 112 coupled to a voltage line 132 for applying a voltage of  $V_s$  on n+ source region 112, a p-doped body region 114 coupled to a voltage line 134 for applying a voltage on p-doped body region 114, and an n+ drain region 116 coupled to a voltage line 136 for applying a voltage of  $V_D$  on n+ drain region 116.

Insulating layer 104 is a composite dielectric film surrounding floating gate 106 and insures that charge is retained in floating gate 106. One type of dielectric film used as an insulating layer consists of a stack of silicon dioxide-silicon nitride-silicon dioxide ("ONO") layers. The ONO stack 104 is used to isolate floating gate 106 and also couple high voltage from control gate 102 to floating gate 106. Electrical thickness of ONO stack 104 is in the range of 100 Å to 200 Å.

Fig. 2 is a cross-sectional diagram of ONO layer 104. Currently, silicon dioxide ( $\text{SiO}_2$ ) layer 201 from 20 Å to 50 Å is formed by thermally oxidizing polysilicon floating gate 106, or by depositing a low pressure chemical vapor deposition (LPCVD) oxide (High Temperature Oxide (HTO)) or rapid thermal chemical vapor deposition (RTCVD) oxide. Silicon nitride ( $\text{Si}_3\text{N}_4$ ) layer 202 from 50 Å to 100 Å is formed on  $\text{SiO}_2$  layer 201, by depositing LPCVD or RTCVD nitride.

A second layer of  $\text{SiO}_2$  203 from 20 Å to 60 Å is formed by steam oxidation of a part of  $\text{Si}_3\text{N}_4$  layer 202. Conventionally, steam oxidation of the silicon nitride layer 202 is performed in a batch furnace at 900-1000 deg Celsius, preferably 950 deg Celsius.

Thermal oxidation of  $\text{Si}_3\text{N}_4$  layer 202 is a slow process and the final thickness of the ONO layer is hard to scale for new generations of flash memory devices. A thermally deposited third layer of  $\text{SiO}_2$  (HTO) may be used but the resulting ONO stack is too leaky and hence unreliable.

5 Accordingly, a process is desired to form the second  $\text{SiO}_2$  layer that optimizes the characteristics of the ONO stack and maintains reliability of the ONO stack.

### SUMMARY

10 The present invention is a method for forming an ONO stack of a floating gate transistor with a first layer of  $\text{SiO}_2$  formed on the floating gate and a silicon nitride layer formed on the first  $\text{SiO}_2$  layer. Thereafter, a second layer of silicon dioxide is thermally deposited on the silicon nitride layer, and the ONO stack is annealed in either a batch furnace or a single wafer rapid thermal annealing tool.

15 The annealing process in the batch furnace is performed at a temperature range of 800 to 1050 deg Celsius from 5 to 30 minutes with a gas mixture of 5% to 100% of either nitrogen oxide (NO) or nitrous oxide ( $\text{N}_2\text{O}$ ) with argon, nitrogen and/or oxygen as carrier gases.

20 The annealing process in the single wafer rapid thermal annealing tool is performed at a temperature range of 700 to 1100 deg Celsius from 1 second to 120 seconds with a gas mixture of 1% to 100% NO or  $\text{N}_2\text{O}$  with argon, nitrogen and/or oxygen as carrier gases.

The advantages of the present invention include reducing the processing time for forming the second  $\text{SiO}_2$  layer, reducing the thickness of the second  $\text{SiO}_2$  and minimizing change to the silicon nitride layer and hence improving overall reliability of the ONO stack.

25 The present invention will be more fully understood in light of the following detailed description taken together with the accompanying drawings.

### BRIEF DESCRIPTION OF DRAWINGS

Fig. 1 is a cross sectional diagram of a floating gate memory cell.

Fig. 2 is a cross sectional view of the ONO 104 of Fig 1.

30 Fig. 3 is a process flow diagram of the present invention.

### DETAILED DESCRIPTION

According to the present invention, a process is provided that efficiently deposits SiO<sub>2</sub> layer 203 on silicon nitride layer 202, post ONO stack 104, improves reliability of the dielectric layer 104 and optimizes SiO<sub>2</sub> layer 203. Fig 3. is a process flow diagram of the method.

In step S301, a first SiO<sub>2</sub> layer 201 is formed on floating gate 106 either by LPCVD or RTCVD technique. In step S301, an oxide layer can be formed by an RTCVD technique in a single wafer tool at 700-750 degrees Celsius, from a mixture of DCS and N<sub>2</sub>O or silane and N<sub>2</sub>O to form silicon nitride layer 202 on first SiO<sub>2</sub> layer 201. The oxide layer can also be formed by a LPCVD process in a batch furnace. In step S302, silicon nitride layer 202 can be formed by RTCVD for 50 to 100 seconds in a single wafer chamber at a constant pressure of 50 Torr and constant temperature of 700-750 degrees Celsius, preferably 750 degrees Celsius, from a mixture of dichlorosilane and ammonia or silane and ammonia. Silicon nitride layer 202 can also be formed by LPCVD process in a batch furnace.

In step S303, thermally deposit the second SiO<sub>2</sub> layer 203 by a single chamber RTCVD process. The process chamber is kept at a constant pressure of 50 Torr and constant temperature of 700-750 degrees Celsius, preferably 750 degrees Celsius. A mixture of dichlorosilane and N<sub>2</sub>O flows through the process chamber for 20 to 60 seconds at the foregoing constant process chamber temperature and pressure. SiO<sub>2</sub> layer 203 can also be deposited by LPCVD.

In step S304, post treat the ONO stack 104 by annealing in an NO or N<sub>2</sub>O ambient environment. Step S304 may be performed in either a batch furnace or single wafer RTA (Rapid Thermal Annealing) tool. The process parameters for both the batch furnace and single wafer RTA are provided in Table 1.

The process in the batch furnace is conducted at a temperature range of 800 to 1050 degrees Celsius from 5 to 30 minutes, with a gas mix ranging from 5% to 100% of NO or N<sub>2</sub>O, with argon, nitrogen and/or oxygen as carrier gases.

The process in the single wafer RTA tool is performed at a temperature range of 700 to 1100 degrees Celsius from 1 second to 120 second with a gas mixture ranging from 1 to 100% of NO or N<sub>2</sub>O with argon, nitrogen and/or oxygen as carrier gases.

Annealing Parameters	Batch Furnace	Single Wafer
Temperature Range	800 – 1050 deg C	700 – 1100 deg C
Processing Time	300-1800 seconds	1 – 120 seconds
Ambient Mixture	5%-100% NO or N <sub>2</sub> O	1%-100% NO or N <sub>2</sub> O
Carrier Gas	Ar,N <sub>2</sub> and/or O <sub>2</sub>	Ar,N <sub>2</sub> and/or O <sub>2</sub>

Table 1

The foregoing process is more efficient than partial thermal oxidation of the silicon nitride layer 202 to form the second layer of SiO<sub>2</sub> 203. Furthermore, the thickness of the silicon nitride layer 202 only changes by 10 Å to 20 Å, while the final SiO<sub>2</sub> layer 203 can be reduced below 25 Å -30 Å for ONO stacking and enhances the reliability and makes the process efficient.

The above-described embodiments of the present invention are merely meant to be illustrative and not limiting. It will thus be obvious to those skilled in the art that various changes and modifications may be made without departing from this invention in its broader aspects. Therefore, the appended claims encompass all such changes and modifications as falling within the true spirit and scope of this invention.